Memory architecture - PDFSEARCH.IO - Document Search Engine

Memory architecture
Results: 1714

#	Item
81	Broadband Seismic RecorderSystem Startup (VersionRefraction Technology Add to Reading List Source URL: gachon.eri.u-tokyo.ac.jp Language: English - Date: 2008-03-07 01:40:22 Computer hardware Non-volatile memory BIOS Computing Computer memory Flash memory Booting Firmware Computer architecture
82	1 Address-Independent Estimation of the Worst-case Memory Performance Basilio B. Fraguela, Diego Andrade and Ram´on Doallo Member, IEEE Add to Reading List Source URL: www.des.udc.es Language: English - Date: 2010-07-26 05:57:20 Cache Computer memory Computing Compiler optimizations Computer architecture CPU cache Central processing unit Computer engineering Loop interchange
83	Geomatica 2016 System Specifications Operating Systems The following operating systems are supported: Operating System Type Add to Reading List Source URL: www.pcigeomatics.com Language: English - Date: 2016-03-29 17:29:23 Software Computing Virtual memory Computer architecture Memory management Paging System requirements Peripheral Component Interconnect X86 architecture PCI-X 3 GB barrier
84	Design of Parallel and High-Performance Computing Fall 2013 Lecture: Linearizability Instructor: Torsten Hoefler & Markus Püschel Add to Reading List Source URL: spcl.inf.ethz.ch Language: English - Date: 2014-10-26 16:22:37 Computing Computer architecture Software engineering Computer memory Transaction processing Concurrency Compiler construction Linearizability Memory ordering Consistency model Cache coherence Sequential consistency
85	NCache Case Study - Digital Spark Ltd. Add to Reading List Source URL: www.alachisoft.com Language: English - Date: 2016-06-28 11:12:31 Computer architecture Computing Computer memory Computer engineering Distributed cache NCache Cache Web cache National Health Service Scalability
86	1 Partial Paging for Real-Time NoC Systems Adrian McMenamin and Neil C. Audsley Department of Computer Science, University of York, UK email: [acm538,neil.audsley]@york.ac.uk Add to Reading List Source URL: www.mpi-sws.org Language: English - Date: 2016-07-14 16:23:27 Virtual memory Computing Computer architecture Computer hardware Translation lookaside buffer Page replacement algorithm Page table Thrashing Paging Memory management unit Page Demand paging
87	Design of Parallel and High-Performance Computing Fall 2015 Lecture: Cache Coherence & Memory Models Motivational video: https://www.youtube.com/watch?v=zJybFF6PqEQ Add to Reading List Source URL: spcl.inf.ethz.ch Language: English - Date: 2015-09-28 05:04:41 Computing Concurrent computing Computer architecture Computer engineering Computer memory Cache coherency Parallel computing Cache POWER8 Random-access memory Shared memory CPU cache
88	libdsmu (Distributed Shared Memory in Userspace) 6.824 Final Project Webb Horn, Ameesh Goyal, Tim Donegan, Julián González Available on Github: https://github.com/webbhorn/libdsmu Introducti Add to Reading List Source URL: css.csail.mit.edu Language: English - Date: 2014-12-08 14:33:02 Computing Concurrent computing Inter-process communication Distributed computing architecture Computer errors Memory management Parallel computing Page fault Distributed shared memory Clientserver model Segmentation fault Unix signal
89	Op#miza#on and Tuning of Hybrid, Mul#rail, 3D Torus Support and QoS in MVAPICH2 MVAPICH2 User Group (MUG) Mee#ng by Add to Reading List Source URL: mug.mvapich.cse.ohio-state.edu Language: English - Date: 2015-11-20 13:17:45 Computing Parallel computing Inter-process communication Computer architecture Concurrent computing Memory management Shared memory OpenFabrics Alliance SRQ THE multiprogramming system
90	MG_Boilerplate10-WP3b arial Add to Reading List Source URL: www.avant-tek.com Language: English - Date: 2014-07-31 22:34:01 Computer architecture Computing Computer engineering Computer memory System on a chip Embedded microprocessors Instruction set architectures Application-specific integrated circuit Random-access memory CPU cache ARC Cell

UPDATE